This letter reports a parylene cable structure that can significantly increase the robustness of flexible devices based on a silicon-island structure. In our previous work, it has been observed that the flexible cables connecting silicon islands could experience stress concentration at the edge of the silicon islands and fracture the metal traces. To address this issue, a micro cushion structure based on parylene micro-channels is proposed to minimize the stress concentration. This structure also improves the overall mechanical strength of the cables, and provides a simple method to encapsulate metal traces reliably. Over the last few decades, advances in flexible electronics and sensors have revealed a fantastic potential for various medical applications. A number of different flexible electronics/sensors technologies have been developed. The traditional way is to fabricate electronics and sensors directly on flexible substrate using low-temperature processes. Flexible printed circuit boards (PCBs), thin film transistors (TFTs) on flexible substrates, and a few thin film sensors have been fabricated using this method.
Over the last few decades, advances in flexible electronics and sensors have revealed a fantastic potential for various medical applications. A number of different flexible electronics/sensors technologies have been developed. The traditional way is to fabricate electronics and sensors directly on flexible substrate using low-temperature processes. Flexible printed circuit boards (PCBs), thin film transistors (TFTs) on flexible substrates, and a few thin film sensors have been fabricated using this method. [1] [2] [3] In addition to traditional microfabrication techniques, printing methods have also been widely used. [4] [5] [6] [7] [8] The main disadvantage of the above methods is the temperature limit, which rules out high temperature materials and processes, resulting in constrained functionality.
A few years ago, an innovative "transfer printing" method to make flexible electronics was demonstrated. [9] [10] [11] [12] With this method, transistors and other devices are fabricated first on silicon-on-insulator (SOI) wafers and then transferred to flexible substrates by "printing" using elastomeric stamps. A number of exciting biomedical applications have been demonstrated with this technology. [13] [14] [15] Nevertheless, the transfer printing step may limit the yield and is not completely compatible with commercial complementary metaloxide-semiconductor (CMOS) processes. Therefore, this method cannot fully take advantage of the mainstream CMOS technology.
We have demonstrated a different flexible skin technology based on silicon island structure. [16] [17] [18] The major advantage of this technology is its compatibility with micro-electromechanical system (MEMS) and CMOS since MEMS devices and CMOS circuits can be fabricated on the silicon wafer before the formation of the flexible skin. By taking advantage of CMOS foundries, complicated high-performance circuits can be integrated economically. As shown in Fig. 1 , the basic structure of the flexible skin is an array of silicon islands sandwiched by two layers of polymer.
A large variety of devices, such as flexible shear stress sensor skins, 16 flexible sensor skins integrated with CMOS circuits, 17 intelligent textiles, 18 3-dimensional (3D) neural probes, 19 and flexible microtube devices for neurotransmitterbased retinal prosthesis 20 have been demonstrated using this technology. It has been observed that the edge of the silicon island, where the flexible polymer cables interface with the rigid silicon, is a stress concentration area and may cause the fracture of the metal traces there. This issue becomes more severe when the polymer is parylene, which has fairly low melting temperature.
To address this issue, we proposed an innovative cushion structure to minimize the stress concentration at the silicon island edge. As shown in Fig. 2 , there is a micro-channel between the metal trace and the rigid silicon edge, which functions as a cushion to minimize the stress concentration. This structure is realized by taking advantage of XeF 2 (xenon difluoride) gas phase isotropic silicon etching and parylene conformal coating.
To prove the concept, we designed our test devices to be pairs and 3 Â 3 arrays of square silicon islands connected to each other by four serpentine-shaped parlyene microcables. Aluminum traces and contact pads formed a conductive network for electrical testing. For the pairs of islands, traces were patterned such that a square contact pad on one island connects to a neighboring pad on the same island via the route that travels through a serpentine microcable between two islands, across a wide trace on the opposing island, and through another serpentine microcable between two islands.
The process flow of the robust cable structure is shown in Fig. 3 300 lm thick 4 in. silicon wafer using PWS oxidation furnace. The resulting 0.5 lm oxide layer was then patterned using a photoresist mask (EVG-620 mask aligner) and a buffered oxide etch so that oxide is present everywhere on the intended silicon islands except buffer regions 80 lm from the boundaries of the islands. This non-oxide covered zone provides the region in which our channel structures can be formed. Then, a 220 nm thick aluminum layer was evaporated (Temescal Model BJD-1800 e-beam evaporator) and patterned. Next, a 5 lm parylene C layer was vapor-phase deposited using a SCS PDS 2010 parylene deposition system. Parylene is the generic name of poly-para-xylylene, which can be conformally deposited at room temperature. Note that we have previously used parylene C as a cantilever material [21] [22] [23] and the substrate for flexible sensors and electronics. 17, 19 The parylene C layer is then patterned using oxygen plasma (DryTech RIE 184) to open small rectangular holes 10 lm apart and 8 lm wide in a row along the intended center of our parylene channel. These holes in the parylene C served as the mask for the XeF 2 etch to form the parylene channel mold trenches. The silicon substrate was then undercut via these holes by XeF 2 , a gas phase isotropic silicon etchant, forming a trench underneath the metal trace. Due to the isotropic nature of the XeF 2 etching, the trench formed has a cross section close to a semi-circle. In the next step, the second parylene C layer was deposited. Note that parylene deposition is very conformal. Consequently, this parylene layer is deposited on the trench surface and seals the access holes in the first layer of parylene, leading to a sealed channel with a semi-circular cross section. The trench actually serves as a mold for the parylene channel. Then, the front side parylene was patterned by oxygen plasma to shape the outline of the device and open contact pads. Backside deep trench etching was performed (Plasma-Therm 790 SLR series) to define individual silicon islands and releasing the parylene microcables.
Fabrication of these devices was of very high yield (around 90%). The addition of the parylene channel offers a more robust sealing of the metal traces in the microcables, and it offers reinforcement that protects them during post processing, handling, and setup. Compared to control devices without underlying parylene channels, test devices were qualitatively far more robust, being more stiff versus weak forces such as gravity and vibrations. Figure 4 shows a device of 3 Â 3 array of silicon islands, which are connected by serpentine-shape cables, compressed in lateral direction on the spherical surface of a balloon. The buckled cables can be clearly observed. The silicon islands for the array have dimensions of 2.5 mm Â 2.5 mm Â 0.3 mm and the distance between islands is approximately 1.5 mm. Dimensions for the two-island devices are 2 mm Â 2.5 mm Â 0.3 mm with 2 mm gaps between them. Figure 4 inset shows an optical micrograph of the serpentine cable. The aluminum in the center trace reflects the light and appears white. The etching holes for the XeF 2 undercut were formed along the center line of the metal trace. Parylene C is transparent. The channel approximately has a semi-circular cross section. On the topside, the sidewall of the semi-circular channel can be observed due to the different thicknesses. Figure 5 shows the anchoring section of the cable at the edge of the silicon island. It is worth noting that the margin between the oxide layer and edge of silicon island ensures that there is no rigid layer at the edge of the silicon island. It can be observed that the micro-cushion/ channel structure underneath the metal trace extends into the silicon island, helping to minimize the stress experienced by the metal trace at the rigid silicon edge. To avoid short circuit to the silicon, the channel needs to be further extended under the silicon oxide layer a certain distance. Figure 6 shows the cross sectional image of the flexible cable. Note that the peeling off between the flat parylene layer and parylene channel is caused by the mechanical force occurred during sample preparation (cutting). The metal trace cannot be viewed clearly in this image. However, based on the fabrication process, it is right between the flat parylene layer and the parylene channel. The cross section of a sealed etching hole can also be observed in Fig. 6 .
Finite element simulations were conducted to show that the new design with the microcushion structure has much lower stress compared with the original flat cable design during processing. When temperature varies during microfabrication processing, since different components (e.g., Si, SiO 2 , Al, and Parlyene-C) have different thermal expansion coefficients, thermal stress is generated. We modeled this thermal stress problem by applying a temperature load of À50
C uniformly throughout the model that consists of Si, SiO 2 , Al, and Parlyene-C. The material properties are
, where E is the elastic modulus, is the Poisson's ratio, a is the coefficient of thermal expansion, and the subscripts denote different materials. Symmetric boundary conditions were applied. The finite element package ABAQUS was utilized in the simulation. For the traditional flat cable design, 13 306 twodimensional plane stress elements (CPS4R) were used. For the new design, 20 464 CPS4R elements were used. Tie constraints were used to link all components. Figure 7 shows the contour of the von Mises stress close to the jointing points between Si island and the Parlyene cable for both designs. It is clear that for the traditional design, the maximum stress occurs at the Al layer and there are a few orders of magnitude difference on von Mises stress. For the design of the cushioned cable, the stress field is fairly uniform and the maximum stress (about 7.2 MPa) is about 2 orders of magnitude lower than the traditional design (about 170 MPa). The simulations show that the flexible cable design can significantly reduce the stress during processing.
Data on the functionality of the device were quantified by measuring the resistance of the metal trace dynamically as the axial length of the device was varied. The length variation was controlled using a home-built motorized stage (inset of Fig. 8 ). The length of the device was changed in $22.25 lm increments, and the electrical resistance between two connected contact pads was measured continuously by a digital millimeter (Agilent 34401A) with a sampling rate of 200 ms. The data was transferred to a computer via a GPIB card (NI GPIB-USB-HS). At least 50 data points were averaged together after the reading appeared to reach a plateau to form each data point on a generated resistance vs. strain plot shown in Figure 8 . It can be observed that the resistance remained almost constant when the strain is <610%. In many cases, test devices were driven until their electrical contacts failed, i.e., resistance readings indicated an open circuit. We took these as the failure points. When operated in stretching only increments, we achieved a maximum strain of 45%. Compression only operation suggested that the maximum compressive strain could be very high, and is at least higher than 50%. It is worth noting that in this proof-of-concept work, the shape of the serpentine cable is not optimized. The maximum strain may be significantly increased by optimizing the design.
The enhanced stretchability of the new flexible cable design was verified by finite element simulations using ABA-QUS. Identical strains were applied to both traditional flat cable design and the new cushioned design in the longitudinal direction. The simulation results illustrate that the maximum stress occurs at the boundary of the silicon island for both cases. The stress is non-uniform and there are a few orders of magnitude difference on von Mises stress for the traditional design. Comparatively, the stress field is fairly uniform for the cushioned design and the maximum stress is about one order of magnitude smaller than that of the traditional design. The simulations, again, show that the new design can significantly increase the stretchability.
A robust micro cable structure for silicon island based flexible skins has been demonstrated. With this structure, the metal traces are buffered with cushions at the edge of the silicon island, significantly reducing the stress concentration. In addition, this structure has a number of other advantages. First, the incorporation of this cushion structure is compatible with the micro-channel fabrication. Therefore, microchannels can be simultaneously integrated into the flexible skins. Second, after forming this cushion/channel structure, the metal traces are completely encapsulated by parylene, avoiding coating of another layer of polymer after backside deep reactive ion etching. Third, this structure makes the flexible cables mechanically much stronger than flat cables. In conclusion, this structure can significantly increase the reliability of the silicon island based flexible devices from multiple aspects, and simultaneously incorporate more functionalities into the flexible device (e.g., micro-channels). Consequently, we believe that the silicon island based flexible skin technology could have additional significant impacts on a broader range of applications.
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